xtensa: add xtensa-intel_ace40_zephyr-elf #1007
Merged
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
dcpleung
force-pushed
the
intel_ace40_nvl
branch
2 times, most recently
from
b560ce6 to
8f1c790
Compare
This adds the config and overlay files to enable building the toolchain needed for the intel_adsp/ace40* boards in Zephyr. In the GitHub workflow, it adds the entry for Zephyr board but disabled for now as a copy of ACE30. Will need to revisit both later. Signed-off-by: Daniel Leung <[email protected]>
kv2019i
approved these changes
Aug 29, 2025
Member
|
Queued a test run here: |
stephanosio
approved these changes
Sep 4, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
3 participants
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This adds the config and overlay files to enable building the toolchain needed for the intel_adsp/ace40* boards in Zephyr.